PTO	
ວ .ໝ	
jc530	3

0002/PTO Rev. 6/95	U.S. Department of Commerce Patent and Trademark Office	Approved Patent and Trademark Off Attorney Docket Number	PTO/SB/05 (6-95) (modified) for use through 11/30/96, OMB 0651-0032 ice: U.S. DEPARTMENT OF COMMERCE 2864
NEW UTILITY PATENT		First Named Inventor	William M. Gervasi
APPLICATION FLEMENTS		Total Pages in this Submission	46

	(to be use	ed for new applica	tions only)	Sui		£1		40				
Notice Chec construct a ne 506, 601 (37	APPLICATION ELEMENTS Notice Checklist items mentioned under Application Elements section construct a new utility patent application Please refer to MPEP Section 506, 601 (37 CFR 1 77, 1 53, 35 USC 111, 112, 113) for detailed explanation regarding completeness of an original patent application				ACCOMPANYING APP					PLICA		ON
1. \(\square \) 2. \(\square \) \(\square	Fee Train of the Cross Research Background Brief Sur Brief Des Detailed Claim or Abstract Appendix Drawing (Declarati	check Enclosed Check Enclosed the Invention ference(s) to Relain nt Regarding Fede ch/Development und of the Invention mary of the Invention corription of the Dra Description Claims of the Disclosure (ted Case(s) rally-sponsored n ntion wing(s)		5. 6 7. 8. 9. 10. 11. 12 13 14 15 16 17. 18. 19. 20.		File Wrappe Application I Assignment Certified Cop (if foreign pi Information I Co Petition Che Preliminary i Proprietary I Small Entity Return Rece	Filing Pa & PTO-1 py of Prictionity is of Disclosure opies of I calculate and Amendm information Stateme	pers Un 595 prity Do claimed, re State DS Cita d Accon ent on	cument() ment & ation(s)	SFR {	§ 1.60 -1449
			SIGNATURE OF	ATT	ORNE	Y C	RAGENT					
Signature: Attorney/Reg	g No.	Rajiv P. Patel, Re	Patel					Dated:	305	ept.	19	97
THOSE IT GITYC	d in below	, then this correspond	iding the enclosures iden ommissioner for Patents, lence is being deposited	tified at	ove, is	peing	deposited with the	to obourn t	I £ 4	LL - T	**.	
Signature:	1	Rait	Partel					···			***************************************	
Typed or Prir	nted Nam	ne: Rajiv P. Pa	itel					D	ated:	30 Se	n4.	1907
Express Mail	l Mailing	Number (optional	EM 281660783	JS						<i>J</i> • •	f	
			FOR OFF	CIAI	HEF	- CA/	ı v					
Application Nu	mber			Class	USE	UN	LI		done		ŢĮ.	
Date of Receip		Application Type		GAU						ent Claims	- -	
,		Filing Date			Filing L	cense	12		otal Clain		$+\!$	
		Small Entity			Addres				rawing 5		$-\parallel$	

Rev. 12/30/96

PTO/SB/17 (6-95)(modifier Approved for use through 11/30/96, OMB 0651-0

r	Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE										
0002/PTO(m	iodified)	U.S. Department of Co						if Know	<u>\</u>		
Rev 10/95		Patent and Tradema	гк Опісе	Filing D		mber	Not yet assigned September 30, 1997				
	CEE TO	ANSMITTAL				vontor		M. Gerva			
	FEE IK	ANSWILLAL							151		
	TAL A8401	LINE OF DAYMENT					Unknow				
	Subtotal (2) + Sub	UNT OF PAYMENT					Unknow	VII			
		(ψ) 110		Attorne	Attorney Docket Number 2864						
METHOD OF PAYMENT			1		F	EE CALCU	LATION	l (contin	nued)	
1. The Comr	missioner is l	hereby authorized to:		DITIONAL							
Charge the indicated fees to the below mentioned deposit account		Large E		nall Entity e Code/Fe		ription				Fee Due	
			105/\$1	130 2	205/ \$65	Surcharge	- late filing	fee or oatl	h		
		nal fee required under 37 or credit any over payments	127/\$	50 2	227/ \$25	Surcharge	-late provis	sional filing	fee oi	cover sh	neet
to th	e below mention	ned deposit accounts	147/\$2	460 14	7/ \$2,46 0	_	request fo	_			
Cha	rge the Issue Fe	ee set in 37 CFR 1 18 at the					•				
37 C		the below mentioned	115/\$1		215/ \$55		for respon:				
depo	osit account		116/\$3	390 2	16/ \$195	Extension	for respon:	se within se	econd	month	
	unt Number: 19 unt Name: FEI	9-2555 NWICK & WEST LLP	117/\$9		17/\$465		for respons				
A Duplicate C	opy of this auth	horization is attached	118/\$1,	,470 2	18/ \$735	Extension	for respons	se within fo	ourth n	nonth	
2. X Pa	yment Enclos	sed:	119/\$3	300 2	19/ \$150	Notice of A	Appeal				
[X]Check []Other		140/\$*	110 2	240/ \$55	Petition to application		revive unavoidably abandoned				
FEE CALCULATION (fees effective 10/01/96)		141/\$1	,290 2	41/ \$645	Petition to	Petition to revive unintentionally abandoned		doned			
1. FILING F Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Fee Description Due	142/\$1	application 142/ \$1,290 242/ \$645 Utility Issue Fee (i			Reissue)				
101/ \$770	201/\$385	Utility Filing 770	143/\$4		43/ \$220	Design Iss	,				
106/ \$320	206/ \$160	Design Filing	122/\$*		22/ \$130	·	to the Commissioner				
108/ \$770	208/ \$385	Reissue	123/\$	50	123/ \$50	Petitions r	elated to p	rovisional a	applica	ations	
		Filing	126/\$2	230 1	26/ \$230	Submission	on of Inforn	nation Disc	losure	Stateme	ent
114/ \$150	214/ \$75	Provisional Filing	581/\$	40 5	581/ \$40		each pate		ent pe	er propert	у
	SUBTOTA	AL (1) (\$) 770				•	(times number of properties)		-		
2. CLAIMS			146/\$7	770 246/\$385		Filing a submission after final rejection (37 CFR 1 129(a))		n			
Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description	149/\$7	770 2	49/ \$385	For each a (37 CFR 1	additional ii 129(b))	nvention to	be ex	amined	
103/ \$22	203/ \$11	Claims in excess of 20		ther fee ((specify)	i •					
102/ \$80	202/ \$40	Independent claims		•	,						
		in excess of 3		Other fee	(specity)).					<u> </u>
104/ \$260	204/ \$130	Multiple dependent claim						SUB	TOT	AL (3)	(\$) 0
109/ \$80	209/ \$40	Reissue independent claims over original patent		(Col. 1) No. of	7	(Col. 2) Highes		(Col. 3)] [Fee
110/\$22	210/ \$11	Reissue claims in excess	For	Existing Claims		Previ		Extra**		Fee	Due
	*	of 20 and over original	TOTAL	7	minus*	20 or	=	0	×	22	= 0
patent		INDEP	2	minus*	3 or	=	0	l×[80	= 0	
				rırst prese	ntation of	f multiple depe	ndent clain	n] = []
				•		ber of Col. 2				AL (2)	(\$) 0
** If the difference between Col. 1 and Col. 2 is less than zero, then enter "0" in Col. 3											
SUBMITTED BY							Complet				
Typed or Printe		ajiv P. Patel						Reg. Nun	,	39,32	
Signature	مستسب وسو	メール					l	Date	2.3	60	1997

15

SYSTEM AND METHOD FOR A SELF-ADJUSTING DATA STROBE

Inventor: William M. Gervasi

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to data processing system interfaces,

and more specifically, to data capture systems using data strobes to capture

a data signal.

2. Description of the Related Art

The use of a data strobe to capture a data signal is known.

Conventional data capture systems input data signals into a data latch and

a data strobe signal triggers the data latch to capture the data at the edge of

that data strobe signal. The data output from the data latch is a latched

data signal.

Figure 1 illustrates one problem associated with conventional data

capture systems using a data strobe signal. A data capture system includes

a data input line 110, a data strobe line 120, a data latch 130, and a data

output line 140. The data input line 110 and the data strobe line 120 are

coupled to inputs of the data latch 130. The data output line 140 is coupled

to the output of the data latch 130.

1

15

20

5

PATENT

The data latch 130 receives a data input signal 115a along the data input line 110 and a data strobe signal 125 along the data strobe line 120. Valid data is latched for output along the data output line 140 when the data strobe signal 125 is triggered within a window of opportunity, i.e., when the data strobe signal 125 captures valid data input signal 115a. No data is latched, however, when the data strobe signal 125 is triggered and the data is either too early 115b or too late 115c.

Conventional data capture systems as in Figure 1 have a window to capture valid input data that may drift, either forward or backward, over time relative to when the data strobe signal 125 triggers the input latch to latch the input data signal 115a. An input data signal 115a that drifts forward is considered a late input data signal 115c and an input data signal 115a that drifts backward is considered an early input data signal 115b. The drift of the input data signal 115a may result in the capture of invalid input data because there is no data present to latch when the data strobe signal triggers the data latch.

To account for the data drift, conventional data capture systems constantly undergo a recalibration process. Generally, the recalibration process consists of timing the conventional data capture system at two points of failure and selecting a point inbetween as the point where the data strobe signal triggers the data latch to capture the input data. For the

15

5

recalibration process, typically, a first point of failure is where data is late and a second point of failure is where the data is early. The constant timing of the failure points as a result of the recalibration process causes longer throughput delays that result in decreasing overall system performance.

Other conventional data capture systems use a programmable delay to account for data drift. Data capture systems using a programmable delay provide a data strobe signal to continually capture input data until invalid data is detected. If invalid data is received by the system, the data capture system is stopped, backed up, and retried to capture data input by providing a data strobe signal at another point.

A problem with the programmable delay is a decrease in system performance because of stopping and starting the data capture system every time data drifts. Moreover, such data capture systems often capture invalid input data even after invalid data is detected because the system may be unable to determine where to back up and retry the data capture process.

Another problem with a programmable delay is data inaccuracy. Data inaccuracy occurs because the data processing system is unaware of what data is to be received so that it is incapable of accurately stopping the data capture system and retrying the data capture process.

15

20

5

Some conventional data capture systems use no delays to account for data drift. These conventional data capture systems do not adjust the data strobe signal, but rather slow the data capture system. Slowing the data capture system increases the window of opportunity to capture input data making it large enough so that data does not drift outside that window of opportunity. Conventional data capture systems, such as programmable clock delay select systems, include complex circuit matrices and hardware logic to alter circuit routing to accommodate the necessary system delay to

Such conventional systems, of course, decrease data capture speed. Further, in such conventional systems there is an increase in hardware costs resulting from the increased, and more complex, implementing hardware. Moreover, there is an increase in system testing costs as the data capture system must be tested against, and custom fit with, each and every associated hardware component that interacts with the data capture system.

obtain a larger window of opportunity.

Therefore, there is a need for a system and a method that (1) captures input data by strobing an input data signal only once, (2) provides an early warning detection system to adjust the data strobe points before data drifts outside a window of opportunity, (3) provides an early warning detection system to indicate when data is on the verge of failure, and (4) is flexible for

15

5

use with a variety of associated hardware components that interact with data capture systems.

SUMMARY OF THE INVENTION

A system and a method of the present invention allows for the capture of an input data signal on a single strobe signal while providing an early warning detection system against input data drift and system failures. A data capture system of the present invention includes an input data line, a data early latch, a data on-time latch, a data late latch, a first data comparator, a second data comparator, a latched data line, a first comparator data line, a second comparator data line, a delay controller, a first delay block, a second delay block, a third delay block, and a data strobe line.

The input data line is coupled to each data latch. The early data latch and the data on-time latch are coupled to the first data comparator. The data on-time latch and the data late latch are coupled to the second data comparator. The first data comparator line is coupled to the first data comparator and the second data comparator line is coupled to the second data comparator. Both data comparator lines are coupled to the delay controller. The delay controller is coupled to each of the data delay blocks.

15

5

The data strobe line is coupled to the first delay block. The data ontime latch is coupled to the latched data line. Each of the delay blocks is coupled to the latches. Specifically, the first delay block is coupled to the data early latch, the second delay block is coupled to the data on-time latch, and the third delay block is coupled to the data late latch. In addition, the first delay block is coupled to the second delay block, which, in turn, is coupled to the third delay block.

When an input data signal is received along the input data line, it is passed on to each of the data latches. Each data latch outputs the data based upon a strobe signal received from the associated delay block. The result is oversampling the input data signal to determine whether the input data signal is early, on-time, or late. The data-capture system outputs the latched data along the latched data line.

It is noted that the data strobe signals from each of the delay blocks may be spaced at any interval and their timing is based on the data capture system frequency. The primary purpose of these strobe signals is to provide the timing for latching the input data. In a preferred embodiment, each data latch is able to latch the input data signal at some point where there is a valid data value.

15

20

5

The data early latch and the data late latch provide the early warning system for the data capture system. Specifically, the first data comparator compares the data from the data early latch with the data from the data ontime latch to determine whether the data is equal or not equal, *i.e.*, whether both latches have or have not captured valid data. If the data is not equal, the delays are increased so that there is a greater delay in triggering the data strobe signals. No adjustment is made in triggering the data strobe signals if the compared data is found to be equal.

Similarly, the second data comparator compares the data from the data late latch with the data on-time latch. Again, the data is checked for data being equal or not equal. If the data is not equal, the delays are decreased so that there is a lesser delay in triggering the data strobe signals. Again, no adjustment is made in triggering the data strobe signals if the compared data is found to be equal.

The delay less or the delay more signals are forwarded to delay control, which determines how much to further delay each of the stages with respect to the delay block. These delays determine when the associated data strobe signals are triggered. Once again, it is noted that the result of the data compare may be zero, such that no delay is necessary to be introduced and the data strobe signals continue to be triggered at the same intervals.

15

5

The present invention offers an advantage of guaranteed data capture. The present invention also offers an advantage of increased system performance that, because of tighter design specifications, provides the ability to operate at higher frequencies. In addition, the present invention beneficially eliminates the requirement of programming a data capture system at particular intervals for adjustments to account for inconsistent chip voltages or chip temperatures that cause delays or data drift.

The features and advantages described in the specification are not all inclusive and, in particular, many additional features and advantages will be apparent to one of ordinary skill in the art in view of the drawings, specification, and claims. Moreover, it should be noted that the language used in the specification has been principally selected for readability and instructional purposes, and may not have been selected to delineate or circumscribe the inventive subject matter.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a prior art diagram of data passing through a conventional data capture system at different intervals;

Figure 2 is a block diagram of a data processing system, including a data capture system, in accordance with the present invention;

15

5

Figure 3 is a block diagram of a data capture system in accordance with the present invention;

Figure 4 is a flow diagram for monitoring input data captured in a data capture system in accordance with the present invention;

Figure 5 is a timing diagram illustrating capture of an input data signal at various time intervals in the data capture system in accordance with the present invention;

Figures 6a, 6b, and 6c are block diagrams of three embodiments of a delay controller in accordance with the present invention; and

Figure 7 is a flow diagram of operation of an embodiment of a delay controller in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A preferred embodiment of the present invention will be described with reference to the Figures, where like reference numbers indicate identical or functionally similar elements. The present invention includes a data capture system that includes plurality of latches and a plurality of delay elements for adjusting when an input data signal is latched within the data capture system.

15

20

5

Figure 2 is a block diagram of a data processing system 250 in accordance with the present invention. The data processing system 250 includes a data capture system 200, a data bus system 210, and a peripheral system 220. The data bus system 210 is coupled to one or more inputs of the data capture system 200 and the peripheral system 220 is coupled to one or more outputs of the data capture system 200. The data bus system 210 may be a conventional data bus system such as a personal computer system data bus, for example. The peripheral system 220 may be a conventional peripheral bus such as a computer memory, for example.

Generally, a data signal from the data bus system 210 is received as an input data signal by the data capture system 200. The data capture system captures, or latches, the input data signal. The latched data signal is then received by the peripheral system 220.

Figure 3 is a block diagram of the data capture system 200 in accordance with the present invention. The data capture system 200 includes an input data line 305, a first or data on-time latch 310, a second or data early latch 315, a third or data late latch 320, a first data comparator 325a, a second data comparator 330a, a first comparator data line 325b, a second comparator data line 330b, a latched data line 335, a delay controller 340, a first delay block 345a, a second delay block 350a, a third delay block 355a, a first delay control line 345b, a second delay

10

15

20

control line 350b, a third delay control line 355b, a first data strobe line 345c, a second data strobe line 350c, a third data strobe line 355c, and a data strobe source line 360.

The input data line 305 is coupled to each data latch 310, 315, 320. The data early latch 315 and the data on-time latch 310 are coupled to the first data comparator 325a. The data on-time latch 310 and the data late latch 320 are coupled to the second data comparator 330a. The data on-time latch 310 is also coupled to the latched data line 335. The first data comparator line 325b is coupled to the first data comparator 325a. The second data comparator line 330b is coupled to the second data comparator 330a. Both data comparator lines 325b, 330b are coupled to the delay controller 340. The delay controller 340 is coupled to each of the data delay blocks 345a, 350a, 355a through the respective delay control line 345b, 350b, 355b.

The data strobe source line 360 is coupled to the first delay block 345a. In addition, the first delay block 345a is coupled to the second delay block 350a that, in turn, is coupled to the third delay block 355a. Each delay block 345a, 350a, 355a is coupled to a data latch 315, 310, 320. Specifically, the first delay block 345a is coupled to the data early latch 315 through the first data strobe line 345c. The second delay block 350a is coupled to the data on-time latch 310 through the second data strobe line

15

5

350c. The third delay block 355a is coupled to the data late latch 320 through the third data strobe line 355c.

Operation of the data capture system 200 may be described through Figures 4 and 5. Specifically, Figure 4 is a flow diagram for monitoring input data captured in the data capture system 200 in accordance with the present invention. Figure 5 is a timing diagram illustrating capture of an input data signal at various time intervals in the data capture system 200 in accordance with the present invention.

Once the data capture system 200 starts 405 operation, input data signals are received 410 along the data input line 305. It is noted that the input data signal may have a waveform similar to a latched data signal 530 as illustrated in Figure 5, for example. As the input data signal is received 410 at each data latch 310, 315, 320, a particular data strobe signal is also received 415 at each latch.

Specifically, the first delay block 345a receives a single source data strobe signal along the data strobe source line 360. The single source data strobe signal is delayed by the first delay block 345a to generate a first data strobe signal 515. The data early latch 315 receives the first data strobe signal 515 along the first data strobe line 345c at one point in time.

15

20

5

The second delay block 350a also receives the first data strobe signal 515. The second delay block 350a generates a second data strobe signal

510. The data on-time latch 310 receives the second data strobe signal 510

along the second data strobe line 350c at another point in time.

The third delay block 355a also receives the second data strobe signal 510. The third delay block 355a generates a third data strobe signal 520. The data late latch 320 receives the third data strobe signal 520 along the third data strobe line 355c at yet another point in time.

As each data strobe signal 510, 515, 520 is received at the respective data latch 310, 315, 320, the input data signal is captured, or latched, by that data latch 310, 315, 320 when the data strobe signal 510, 515, 520 is triggered (e.g., the signal rises from logic "0" to logic "1" or, alternatively, vice versa). Each data latch 310, 315, 320 latches data where the data strobe signal 510, 515, 520 is triggered and where the data is valid, i.e., where there is a valid value of the input data signal that is captured. Thus, the present invention oversamples the input data signal by using more than one data latch 310, 315, 320 to latch the input data signal at three separate occurrences in time or three separate locations along the input data signal.

Figure 5 illustrates effects of data drift and a relationship between valid latched data and data that may be compromised. Each data latch

10

15

20

PATENT

310, 315, 320 latches 420 the input data signal at different time intervals. If each data latch 310, 315, 320 latches a valid part of the input data signal, the latched data along the latched data line is considered to be an on-time latched data signal 530.

Further, the first data comparator 325a compares 425 the latched data signal from the data early latch 315 and the data on-time latch 310 and determines 430 whether the output latched signal from each of these data latches 315, 310 is equal. When both data latches 315, 310 capture valid data, such as the latched on-time data 530, the outputs are equal and no adjustment of the data strobe signals is necessary.

Similarly, the second data comparator 330a compares 425 the latched data signal from the data late latch 320 and the data on-time latch 310 and determines 430 whether the output latched signal from each data latch 320, 310 is equal. Again, when both latches 320, 310 capture valid data, such as the latched on-time data 530, their outputs are equal. Thus, the second data comparator 330a does not signal for an adjustment of the data strobe signals. With neither the first or the second data comparators 325a, 330a signaling for an adjustment of the data strobe signal, the process continues, as described below, by determining 440 whether more data is acquired by the data capture system 200.

15

20

5

PATENT

If the data drifts late, for example a data late signal 540, each data latch 310, 315, 320 may not latch 420 the late data signal 540. For example, the data on-time latch 310 and the data late latch 320 latch 420 valid data of the late drifting data signal 540 when the data strobe signals 510, 520 to these data latches 310, 320 are triggered. When the second data comparator 330a compares 425 the output of the data on-time latch 310 and the data late latch 320, the output is determined 430 to be equal so that no adjustment 435 is made with respect to decreasing the delays of the data strobe signals 510, 515, 520.

When the data drifts late 540, however, the data early latch 315 does not latch 420 valid data when the data strobe signal 515 to this data latch 315 is triggered. Thus, when the first data comparator 325a compares 425 the output of the data early latch 315 with the output from the data on-time latch 310, the data capture system 200 determines 430 that the latched signals are mismatched or not equal. In response to the mismatched data signals, a delay more signal is output from the first data comparator 325a.

If the data drifts early, for example a data early signal 535, each data latch 310, 315, 320 may not latch 420 the early data signal 535. For example, the data on-time latch 310 and the data early latch 315 latch 420 valid data of the early drifting data signal 535 when the data strobe signals 510, 515 to these data latches 310, 315 are triggered. When the first data

10

15

20

PATENT

comparator 325a compares 425 the output of the data on-time latch 310 and the data early latch 315, the output is determined 430 to be equal so that no adjustment 435 is made to increase the delays of the data strobe signals 510, 515, 520.

When the data drifts early 535, however, the data late latch 320 does not latch 420 valid data when the data strobe signal 520 to this data latch 320 is triggered. Thus, when the second data comparator 330a compares 425 the output of the data late latch 320 with the output from the data ontime latch 310, the data capture system 200 determines 430 that the latched signals are mismatched or not equal. In response to the mismatched data signals, a delay less signal is output from the second data comparator 330a.

When the delay controller 340 receives a delay more or a delay less signal from the respective data comparators 325a, 330a, the delay controller 340 helps adjust 435 delays associated with the data strobe signals 510, 515, 520 accordingly. For example, if the delay controller 340 receives the delay more signal from the first data comparator 325a, the delay controller 340 adjusts 435 the delays for the data strobe signals 510, 515, 520 by generating a delay more control signal. Specifically, the delay more control signal is sent to each of the delay blocks 345a, 350a, 355a along the respective delay control line 345b, 350b, 355b. Upon receiving a delay more

15

20

5

control signal from the delay controller 340, each delay block 345a, 350a, 355a increases the delays between successive triggers of the data strobe signal 515, 510, 520 output from that delay block 345a, 350a, 355a.

Similarly, if the delay controller 340 receives the delay less signal from the second data comparator 330a, the delay controller 340 adjusts 435 the delays for the data strobe signal by generating a delay less control signal. Specifically, the delay less control signal is sent to each of the delay blocks 345a, 350a, 355a along the respective delay control line 345b, 350b, 355b. Upon receiving a delay less control signal from the delay controller 340, each delay block 345a, 350a, 355a decreases the delays between successive triggers of the data strobe signals 515, 510, 520 output from that delay block 345a, 350a, 355a.

After receiving the latched data signal, the data capture system 200 may have completed its data acquisition process. If the data capture system 200 determines 440 that the process is complete, it may end operation 445.

If, however, the data capture system continues to acquire data, the process continues by continuing to receive 410 the input data signal at each data latch 310, 315, 320. If the delay controller 340 adjusted the delays at each delay block 345a, 350a, 355a, then the received data strobe signal 510, 515, 520 at each data latch will be appropriately triggered earlier or

15

20

5

PATENT

later based on the delays introduced. Again, the data capture system will latch 420 the input data signal at each data latch 310, 315, 320, compare 425 the data signals output from each data latch 310, 315, 320, determine whether the latched data signal at the early and late data signals are equal, and appropriately adjust the delays for the data strobe signals derived from the single source data strobe signal.

The present invention advantageously oversamples the input data signal to virtually guarantee data capture. Oversampling the input data signal allows for beneficially monitoring the input data signal as a data strobe signal is triggered at various intervals when latching the input data signal. Therefore, the present invention is able to adjust the data strobe signals 510, 515, 520, that are derived from a single source data strobe signal, before a data capture failure occurs, thereby, virtually guaranteeing data capture.

The present invention also provides an early correction system against data capture failure. The present invention tracks drifts of the input data signal relative to the data strobe signals 510, 515, 520 so that the data strobe signals 510, 515, 520 may be adjusted before there is a data capture failure, rather than address the data capture failure after a data failure has already occurred. That is, the present invention allows for continuous data capture even when the input data signal begins to drift because the present

10

15

20

invention advantageously corrects, or adjusts, the data strobe signals 510, 515, 520 before data capture failure occurs.

The present invention also allows for operation within data processing systems having more stringent specifications, for example, operating at higher frequencies or higher temperatures. Thus, the present invention can operate to capture data at higher frequencies without increasing the number of errors. Moreover, the present invention advantageously operates at higher frequencies even when system temperatures increase. Further overall system efficiency increases because of virtually guaranteed data capture when the input data signal is first received.

Figures 6a, 6b, and 6c are block diagrams of three embodiments 340a, 340b, 340c of a delay controller 340 in accordance with the present invention. Each embodiment of the delay controller 340 is functionally equivalent with respect to providing a mechanism that adjusts the delays of a data strobe subsystem within the data capture system 200 that generates multiple data strobe signals from a single source data strobe.

Figure 6a illustrates a first embodiment of a delay controller 340a that includes a delay matrix 610, a first delay selector circuit 615a, a second delay selector circuit 615b, and a third delay selector circuit 615c. The delay matrix 610 is coupled to the data strobe signal line 360. Each delay

15

5

PATENT

selector circuit 615a, 615b, 615c is coupled to the delay matrix 610. Further, each delay selector circuit 615a, 615b, 615c is coupled to the first data comparator line 325b and the second data comparator line 330b.

The delay matrix 610 receives the data strobe signal from the data strobe source along the data strobe source line 360. The delay matrix 360 generates any number of delayed versions of the source data strobe signal so that the delay selector circuits 615a, 615b, 615c may choose from a number of outputs to select the proper delays. In a preferred embodiment there are at least five delays. The first delay selector circuit 615a receives the delay more signal or delay less signal from along the first data comparator line 325b or the second data comparator line 330b, respectively.

If a delay more signal is received by the data selector circuits 615a, 615b, 615c, each data selector circuit 615a, 615b, 615c generates a shift right signal that is used to increase the delays of the data strobe signals. If a delay less signal is received by the data selector circuits 615a, 615b, 615c, each data selector circuit 615a, 615b, 615c generates a shift left signal that is used to decrease the delays of the data strobe signals. Thus, the delay controller 340a provides a simple, low cost, clock adjusting circuit that allows for robust data capture capability.

10

15

20

Figure 6b illustrates a second embodiment of a delay controller 340b that includes a first counter 620, a second counter 625, a first reset controller 630, a second reset controller 635, a first threshold register 640, a second threshold register 645, a first comparator 650, a second comparator 655, a qualified delay more signal line 660, and a qualified delay less signal line 665. The first data comparator line 325b is coupled to the first counter 620, the first reset controller 630, and the second reset controller 635. The second data comparator line 330b is coupled to the second counter 625, the first reset controller 630, and the second reset controller 635.

The first reset controller 630 is coupled to the first counter 620. The first counter 620 and the first threshold register 640 are coupled to the first comparator 650. The first comparator 650 is coupled to the first reset controller 630 and the qualified delay more signal line 660. Similarly, the second reset controller 635 is coupled to the second counter 625. The second counter 625 and the second threshold register 645 are coupled to the second comparator 655. The second comparator 655 is coupled to the second reset controller 635 and the qualified delay less signal line 665.

The first counter 620 may be set to increment by a value of x, where x is any numerical value. The value of x may be predetermined or preprogrammed. Further, the first threshold register 640 is also previously

15

20

5

.

set to *y*, where *y* is any numerical value. The value of *y* may be predetermined or preprogrammed. The first reset controller 630 resets the first counter 620 if a compare is detected from the first comparator 650. The first reset controller 630 also resets the first counter 620 if a compare is detected, *i.e.*, a logic false generated by the first data comparator 325a when the latched data from the on-time latch 310 and the data early latch 315 is equal.

Similarly, the second counter 625 may be set to increment by a value of m, where m is any numerical value. The value of m may be predetermined or preprogrammed. Further, the second threshold register 645 is also previously set to n, where n is any numerical value. The value of n may be predetermined or preprogrammed. The second reset controller 635 resets the second counter 625 if a compare is detected from the second comparator 655. The second reset controller 635 also resets the second counter 625 if a compare is detected, *i.e.*, a logic false generated by the second data comparator 330a when the latched data from the on-time latch 310 and the data late latch 320 is equal.

Figure 7 is a flow diagram illustrating operation of the second embodiment of the delay controller 340b in accordance with the present invention. When the delay controller 340b receives 710 a delay more signal, the delay more signal is input to the first counter 620 and the first reset

20

5

PATENT

controller 630. The first counter 620 increments 715 the value within the first counter 620 by x and outputs a new value to the first comparator 650. The first comparator 650 compares 720 the new value with the value received from the first threshold register 640.

If the delay counter 340b determines 725 that the new value from the first counter 620 exceeds the value of the first threshold register 640, the first comparator 650 generates 730 a qualified delay more signal that is output 735 to the delay blocks 345a, 350a, 355a. The qualified delay more signal is a signal that is used to increase the delays of the data strobe signals 510, 515, 520, but is qualified on being generated based on exceeding the threshold value set in the first threshold register 640. If the delay controller 340b determines 725 that the new value from the first counter 620 does not exceed the value set in the first threshold register 640 the delay controller 340b continues the process by receiving 710 the next delay more signal until the threshold value is exceeded.

Similarly, when the delay controller 340b receives 710 a delay less signal, the delay less signal is input to the second counter 625 and the second reset controller 635. The second counter 625 increments 715 the value within the second counter 625 by m and outputs a new value to the second comparator 655. The second comparator 655 compares 720 the new value with the value received from the second threshold register 645.

10

15

20

PALENI

If the delay controller 340b determines 725 that the new value from the second counter 625 exceeds the value of the second threshold register 645, the second comparator 655 generates 730 a qualified delay less signal that is output 735 to the delay blocks 345a, 350a, 355a. The qualified delay less signal is a signal that is used to decrease the delays of the data strobe signals 510, 515, 520, but is qualified on being generated based on exceeding the threshold value set in the second threshold register 645. If the delay controller 340b determines 725 that the new value from the second counter 625 does not exceed the value set in the second threshold register 645 the delay controller 340b continues the process by receiving 710 the next delay less signal until the threshold value is exceeded.

The first and the second counters 620, 625 described in the second embodiment of the delay controller 340b provide added flexibility in adjusting the data strobe signals 510, 515, 520. The counters 620, 625 may count the number of times a delay more or delay less signal is received before adjusting the data strobe signals 510, 515, 520 to beneficially discern between the need for resetting the data strobe signals 510, 515, 520 verses a single occurrence of random noise, for example. Further, the counters 620, 625 provide a data integrity detection system that tracks the number of times the threshold value is exceeded so that if it is exceeded too often data integrity may soon be compromised.

15

20

5

Figure 6c illustrates a third embodiment of a delay controller 640c that includes a logic OR latch 680 and an OR latch output line 685. The third embodiment of the delay controller 640c may be used in conjunction with either or both of the first embodiment or/and the second embodiment of the delay controller 640a, 640b. The OR latch 680 is coupled to receive a delay more signal and a delay less signal or a qualified delay more or a qualified delay less signal.

The OR latch 680 generates an interrupt signal along the OR latch output line 685. In one embodiment, the interrupt signal is received by an external device, a processor for example. Once a processor accepts the interrupt, the software can take some action. For example, the software can run a diagnostic test on the circuit, implement large scale counters beyond that which the hardware can implement, provide an early warning when excessive adjustments to the data strobe signals have been detected (may indicate pending failure), and lower the operating frequency of the interface to reduce the need for adjustments to the data strobe signals.

While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and components disclosed herein and that various modifications, changes and variations which will be apparent to those skilled in the art may be made in the

arrangement, operation and details of the method and apparatus of the present invention disclosed herein without departing from the spirit and scope of the invention as defined in the appended claims.

CLAIMS

WHAT IS CLAIMED IS:

- 1. A data capture system for latching an input data signal, comprising:
- a first data latch, coupled to receive an input data signal and a first data strobe signal, for generating a first latched data signal;
 - a second data latch, coupled to receive the input data signal and a second data strobe signal, for generating a second latched data signal;
 - a third data latch, coupled to receive the input data signal and a third data strobe signal, for generating a third latched data signal;
 - a first data comparator, coupled to receive the first latched data signal and the second latched data signal, for generating a delay more signal in response to the first latched data signal and the second latched data signal being not equal;
- a second data comparator, coupled to receive the first latched data signal and the third latched data signal, for generating a delay less signal in response to the first latched data signal and the third latched data signal being not equal;

15

5

a delay controller, coupled to receive the delay more signal or the delay less signal, for generating an adjusting signal to adjust the delays of each data strobe signal.

2. The data capture system in claim 1, further comprising:

a first delay element, coupled to receive a source data strobe signal and adjusting signal from the delay controller, for generating the second data strobe signal;

a second delay element, coupled to receive the first data strobe signal and the adjusting signal from the delay controller, for generating the first data strobe signal; and

a third delay element, coupled to receive the second data strobe signal and the adjusting signal from the delay controller, for generating the third data strobe signal.

3. The data capture system in claim 1, wherein the delay controller further comprises:

a threshold register for storing a threshold value;

5

a counter, coupled to receive the delay more signal or the delay less signal, for incrementing a counter value upon receiving the delay more signal or the delay less signal; and

a comparator, coupled to receive the threshold value and the counter value, for comparing the threshold value and the counter value and generating a qualified delay more or delay less signal in response to the counter value exceeding the threshold value.

- 4. The data capture system in claim 3, wherein the delay controller further comprises an OR latch for generating a software interrupt signal in response to receiving the qualified delay more signal or the qualified delay less signal.
- 5. The data capture system in claim 2, wherein the delay controller further comprises an OR latch for generating a software interrupt signal in response to receiving the delay more signal or the delay less signal.
- 15 6. In a data capture system, a method for ensuring capture of an input data signal, comprising:

receiving an input data signal at a first latch, a second latch, and a third latch;

latch;

5

receiving a first data strobe signal at the first latch, a second data strobe signal at the second latch, and a third data strobe signal at the third

latching the input data signal at each latch in response to receiving the respective data strobe signal at that latch;

comparing the latched data from the first latch and the second latch to determine if the latched data is equal;

adjusting each data strobe signal to delay more in response to the latched data from the first latch and the second latch being not equal;

comparing the latched data from the second latch and the third latch to determine if the latched data is equal; and

adjusting each data strobe signal to delay less in response to the latched data from the second latch and the third latch being not equal.

7. The method for ensuring capture of an input data signal in claim 6, wherein the adjusting each data strobe signal steps further comprise:

receiving the delay more signal or the delay less signal;

incrementing a counter value in response to receiving the delay more signal or the delay less signal;

comparing the counter value with a threshold value;

generating a qualified delay more signal in response to the counter value incremented by the delay more signal exceeding the threshold value; and

generating a qualified delay less signal in response to the counter value incremented by the delay less signal exceeding the threshold value.

15

5

ABSTRACT OF THE DISCLOSURE

A data capture system includes a data early latch, a data on-time latch, and a data late latch each coupled to receive an input data signal and a first, second, and third data strobe signal, respectively. respective data strobe signal is triggered the respective data latch captures, or latches, the input data signal at three intervals resulting in oversampled The on-time data latch generates the latched data input data signals. The latched data signal is compared with the data early signal latched by the data early latch as well the data late signal latched by the data late latch. If the latched data signal and the data early signal are not equal, a delay controller increases the delays of the data strobe signals. If the latched data signal and the data late signal are not equal, the delay controller decreases the delays of the data strobe signals. If the latched data is equal to the data early signal no delay adjustment is made and likewise if the latched data is equal to the data late signal no delay adjustment is made. Further, the delay controller may include a counting circuit to adjust the data strobe signals at particular intervals. A method for adjusting data strobe signals for data capture is also disclosed.









FIG. 1 (PRIOR ART)















F16. 66



				Tatelle and Tracelliank Of	nee c.s. berintment of commence			
0010/PTO Rev. 6/95			ment of Commerce Frademark Office	Attorney Docket Number	2864			
	DECLADATION FOR			First Named Inventor	William M. Gervasi			
DECLARATION FOR			FOR	COMPLETE IF KNOWN				
UTILITY OR D PATENT APPLI			Application Number					
				Filing Date	On Even Date Herewith			
				Group Art Unit	Unknown			
S	Declaration ubmitted vith Initial Filing	OR []	Declaration Submitted after Initial Filing	Examiner Name	Unknown			

As a below named inventor, I he	reby declare that								
My residence, post office addres	s, and citizenship are as st	ated below next to my name	2 .		:				
believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if of old of the subject matter which is claimed and for which a patent is sought on the invention entitled:									
SYSTEM AND METHOD FOR A SELF-ADJUSTING DATA STROBE									
the specification of which (Title of the Invention)									
[X] is attached hereto OR	• •								
[] was filed on (MM/DD/YY	as United States Application Number or PCT International								
Application Number [] and was amended	on (MM/DD/YYYY) [(if applic	able).					
	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above								
I acknowledge the duty to disclo Regulations § 1 56	se information which is m	naterial to patentability as de	efined in Title 37 Code of Fe	deral					
for patent or inventor's certificate States of America, listed below	I hereby claim foreign priority benefits under Title 35, United States Code § 119 (a)-(d) or § 385(b) of any foreign application(s) for patent or inventor's certificate, or § 365 (a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.								
Prior Foreign Application	Country	Foreign Filing Date	Priority	Certified C	opy Attached?				
Number(s)	·	(MM/DD/YYYY)	Not Claimed	YES	NO				
				[]	[]				
				1.1	[]				
			11	[]	[]				
			1.1	[]	1 1				
			11	11	<u> </u>				
[] Additional foreign appli	cation numbers are list	ed on a supplemental pric	ority sheet attached hereto):					

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.							
Application Number(s)	Filing Date (MM/DD/YYYY)	[] Additional provisional					
		application numbers are					
		listed on a supplemental					
		sheet attached hereto.					

DECI	LARATION			Page 2					
I hereby claim the benefit unde international application design claims of this application is no the first paragraph of Title 35, patentability as defined in Title prior application and the nation	nating the United disclosed in the punited States Code 37, Code of Federal	States of Ame prior United S de § 112, I acl eral Regulatio	erica, liste States or P knowledge ons § 1.56	d below and CT internate the duty to which become	nd, insofar a ational appli to disclose i ame availab	s the subject matter cation in the manne nformation which i	of each of the or provided be s material to	he oy	
U.S. Parent Application	PCT Par	1	Parent Pater						
Number	Numb	er	(M)	M/DD/YY	YY)	(if appli	licable)		
[] Additional U S or PCT in									
As a named inventor, I hereby business in the Patent and Trac	• •			agent(s) to	prosecute t	this application and	to transact a	.11	
Name	Cinark Office con	Registration			Name		Registrat	tion	
		Number				_	Numbe		
Sanjay Prasad Albert C. Smith		36,247 20,355		4	Rajiv P. P Greg T. Su		39,32′ 33,800		
Additional attorney(s) an			emental s		ed hereto.				
	r		k & West		10				
		Fwo Palo Alt Palo Alto,			,0				
			U.S.A.						
Telephone (415) 858 - 766	07			Fax	(415) 494	-1417			
I hereby declare that all stateme are believed to be true; and furth made are punishable by fine or false statements may jeopardize Name of Sole or First I	ner that these state imprisonment, or the the validity of the	ments were m both, under Se application of	ade with th ction 1001 r any pater	ne knowled of Title 18 nt issued th	ge that willf of the Unite ereon.	ul false statements a	nd the like so	•	
Given Name William		Middle M.	Fam Nam		vasi		Suffix e.g. Jr.		
Inventor's Signature Will	1 .	1. %)en		Dat	e 30 5E			
Residence: City Campbel	l	State	CA C	Country	U.S.A.	Citizenshi	p U.S.A.	<u></u>	
Mailing Address 1386 M	unro Avenue								
Mailing Address					-				

CA

State

[] Additional inventors are being named on supplemental sheet(s) attached hereto

Zip

95008

U.S.A.

Country

City

Campbell